



N61Jv SCHEMATIC Revision 2.0

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI,PEG,FDI,CLK,MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG,RSVD,GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1)_SATA,IHDA,RTC,LPC
21	PCH_IBEX(2)_PCIE,CLK,SMB,PEG
22	PCH_IBEX(3)_FDI,DMI,SYS_PWR
23	PCH_IBEX(4)_DP,LVDS,CRT
24	PCH_IBEX(5)_PCI,NVRAM,USB
25	PCH_IBEX(6)_CPU,GPIO,MISC
26	PCH_IBEX(7)_POWER,GND
27	PCH_IBEX(8)_POWER,GND
28	PCH_SPI_ROM,OTH
29	CLK_ICS9LRS3197
30	EC_IT8541(1/2)
31	EC_IT8541(2/2)KB,TP
32	RST_Reset Circuit
33	LAN_AR8131
34	LAN_RJ45
35	Hybrid Switch
36	CODEC-ALC269
37	AUD_Amp & Jack
39	ESATA
40	CB_AU6433
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
54	TUN_TV Tuner
56	LED_Indicator
57	DSG_Discharge
58	PW_PROTECT
60	DC_DC & BAT Conn.
61	BT_Bluetooth
62	USB & Audio Jack BOARD
63	POWER BOARD
64	FUNCTION BOARD
65	ME_Conn & Skew Hole
68	NEC USB3.0
70	VGA_Madison
80	PW_VCORE(MAX17034)
81	PW_SYSTEM(MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME_+VM_PWEGD
86	PW_+VGFX_CORE(MAX17028)
88	PW_CHARGER(MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
93	PW_SIGNAL
94	PW_FLOWCHART

N61Jv BLOCK DIAGRAM



PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	GPO	NC_TP	-	+3VS
GPIO 01	GPO	NC_TP	INT TBD	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#	EXT PU	+5VS
GPIO 06	GPO	NC_TP	INT TBD	+3VS
GPIO 07	GPO	NC_TP	INT TBD	+3VS
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	NC_PU	EXT PU	+3VSUS
GPIO 10	Native	NC_PU	EXT PU	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU	+3VSUS
GPIO 12	Native	NC_TP	-	+3VSUS
GPIO 13	GPO	NC_TP	-	+3VSUS
GPIO 14	GPO	NC_PU	EXT PU	+3VSUS
GPIO 15	GPO	BT_LED	INT PD	+3VSUS
GPIO 16	GPI	DGPU_HOLD_RST#	EXT PU	+3VS
GPIO 17	GPI	DGPU_PWROK	EXT PD & INT TBD	+3VS
GPIO 18	GPI	CLKREQ1#_TV	EXT PD	+3VS
GPIO 19	GPI	SATA1GP	EXT PU	+3VS
GPIO 20	Native	CLKREQ2#_WLAN	EXT PD	+3VS
GPIO 21	GPI	SATA0GP	EXT PU	+3VS
GPIO 22	GPO	WLAN_LED	EXT PD	+3VS
GPIO 23	Native	NC_TP	INT PU	+3VS
GPIO 24	GPO	NC_TP	-	+3VSUS
GPIO 25	GPI	CLKREQ3#_NEWCARD	EXT PD	+3VSUS
GPIO 26	GPI	CLK_REQ4#_CB	EXT PD	+3VSUS
GPIO 27	GPO	NC_TP	INT WEAK PU	+3VSUS
GPIO 28	GPO	WLAN_ON#	EXT PD	+3VSUS
GPIO 29	Native	NC_TP	EXT PU(DNI)/PD(DNI)	+3VSUS
GPIO 30	GPO	ME_SusPwrDnAck	EXT PU	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS
GPIO 32	GPIO	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	HDA_DOCK_EN#	-	+3VS
GPIO 34	Native	NC_TP	-	+3VS
GPIO 35	GPO	SATA_CLK_REQ#	EXT PD	+3VS
GPIO 36	GPI	DGPU_PWR_EN#	EXT PU	+3VS
GPIO 37	GPI	DGPU_PRSENT#	EXT PU	+3VS
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS
GPIO 40	Native	NC_PU	EXT PU	+3VSUS
GPIO 41	Native	NC_PU	EXT PU	+3VSUS
GPIO 42	Native	NC_PU	EXT PU	+3VSUS
GPIO 43	Native	NC_PU	EXT PU	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU	+3VSUS
GPIO 45	Native	NC_TP	EXT PU	+3VSUS
GPIO 46	Native	NC_TP	EXT PU	+3VSUS
GPIO 47	GPI	CLKREQ_PEG#	EXT PU	+3VSUS
GPIO 48	GPO	NC_TP	-	+3VS
GPIO 49	GPIO	PCH_TEMP_ALERT#	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS
GPIO 52	Native	DGPU_SELECT#_R	EXT PU	+5VS
GPIO 53	GPO	DGPU_PWM_SELECT#	INT PU	+3VS
GPIO 54	Native	PCI_REQ3#	EXT PU	+5VS
GPIO 55	Native	PCI_GNT3#	INT PU	+3VS
GPIO 56	GPI	CLKREQ_GLAN#	EXT PD	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU(DIODE)	+3VSUS
GPIO 58	GPIO	SML1_CLK	EXT PU	+3VSUS
GPIO 59	Native	NC_PU	EXT PU	+3VSUS
GPIO 60	Native	SML0ALERT#	EXT PU	+3VSUS
GPIO 61	Native	NC_TP	-	+3VSUS
GPIO 62	Native	NC_TP	-	+3VSUS
GPIO 63	Native	NC_TP	-	+3VSUS
GPIO 64	Native	NC_TP	INT TBD	+3VS
GPIO 65	Native	NC_TP	INT TBD	+3VS
GPIO 66	Native	NC_TP	INT TBD	+3VS
GPIO 67	Native	EDID_SELECT#	INT TBD	+3VS
GPIO 72	Native	PM_BATLOW#	EXT PU	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU	+3VSUS
GPIO 74	Native	SML1ALERT#	EXT PU	+3VSUS
GPIO 75	GPIO	SML1_DATA	EXT PU	+3VSUS

EC GPIO	Use As	Signal Name
GPA0	O	PWR_LED#
GPA1	O	CHG_LED#
GPA2	-	-
GPA3	-	-
GPA4	O	LCD_BL_PWM
GPA5	O	FAN0_PWM
GPA6	-	-
GPA7	-	-
GPB0	O	BATSEL_0
GPB1	O	BATSEL_1
GPB2	-	ME_AC_PRESENT_EC
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	O	A20GATE
GPB6	O	RCIN#
GPB7	O	PM_RSMRST#
GPC0	-	-
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	O	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	O	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	I	RFON_SW#
GPD0	I	PWRLIMIT#
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	O	EXT_SCI#
GPD4	O	EXT_SMI#
GPD5	O	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	-	-
GPE0	O	VSUS_ON
GPE1	O	EGAD (IT8301 Address/Data connect)
GPE2	O	EGCS (IT8301 Cycle Start connect)
GPE3	O	EGCLK (IT8301 Clock connect)
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	-	-
GPF0	O	-
GPF1	-	-
GPF2	I	EXP_GATE#
GPF3	-	-
GPF4	I	TP_CLK
GPF5	IO	TP_DAT
GPF6	O	THRO_CPU
GPF7	O	PCH_SPI_OV
GPG0	I	ME_SUSPWRDNACK_EC
GPG1	I	PM_SUSB#
GPG2	-	-
GPG6	-	-
GPH0	IO	PM_CLKRUN#
GPH1	O	GFX_VR_ON
GPH2	O	CHG_EN
GPH3	O	SUSC_EC#
GPH4	O	SUSB_EC#
GPH5	O	NUM_LED#
GPH6	O	CAP_LED#
GPI0	-	-
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	PCH_TEMP_ALERT#
GPI5	I	ALS_AD
GPI6	I	CAP_ACK_A#
GPI7	I	CAP_ACK_B#
GPJ0	O	CPU_VRON
GPJ1	O	PM_PWROK
GPJ2	O	VSET_EC
GPJ3	O	ISSET_EC
GPJ4	O	TP_LED
GPJ5	-	-

EC GPIO	Use As	Signal Name
GPIO0	I	ME_PM_SLP_M#
GPIO1	I	ME_SusPwrDnAck
GPIO2	-	-
GPIO3	-	-
GPIO4	I	ME_+VM_PWRGD
GPIO5	I	ME_PM_SLP_LAN#
GPIO6	O	ME_AC_PRESENT
GPIO7	-	-
GPIO8	-	-
GPIO9	-	-
GPIO10	-	-
GPIO11	-	-
GPIO12	O	ME_PWROK
GPIO13	-	-
GPIO14	O	ME_SLP_M_EC#
GPIO15	-	-
GPIO16	-	-
GPIO17	-	-
GPIO18	-	-
GPIO19	-	-
GPIO20	-	-
GPIO21	-	-
GPIO22	-	-
GPIO23	-	-
GPIO24	-	-
GPIO25	-	-
GPIO26	-	-
GPIO27	-	-
GPIO28	-	-
GPIO29	-	-
GPIO30	-	-
GPIO31	-	-
GPIO32	-	-
GPIO33	-	-
GPIO34	-	-
GPIO35	-	-
GPIO36	-	-
GPIO37	-	-

SM\_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LRS3197)	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A2 )
VID Controller(ASM8272)	0011011x ( 36 )
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
CPU Thermal Sensor(G781)	1001100x ( 9A )
VGA Thermal IC(G781-1)	1001101x ( 9E )

Device Identification


	CPU Thermal Sensor P/N:	component name
1st	06G023048011	G781F
S		
S		
S		
	Clock Gen P/N:	component name
1st	06G011604010	ICS9LRS3197
S		
S		
	VGA Thermal Sensor	component name
1st	06G023048020	G781-1
S		
S		

PCIE 1	Minicard TV Tuner
PCIE 2	Minicard WLAN
PCIE 3	Newcard
PCIE 4	
PCIE 5	Card reader
PCIE 6	GLAN
PCIE 7	
PCIE 8	

SATA 0	SATA HDD (1)
SATA1	SATA ODD
SATA4	SATA HDD (2)
SATA5	ESATA

USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	USB Port (4)
USB 4	Minicard TV Tuner
USB 5	NewCard
USB 6	
USB 7	
USB 8	WLAN
USB 9	CMOS Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	Finger Printer

# JTAG MAPPING



## FDI disable: (For discrete graphic)


- NC:**  
FDI\_TX# [0:7], FDI\_TX [0:7], FDI\_RX# [0:7], FDI\_RX [0:7]  
VCC\_AXGSENSE, VSS\_AXGSENSE
- Pull-down to GND via 1K 5%**  
FDI\_SYNC [0:1], FDI\_LSYNC [0:1], FDI\_INT, GFX\_IMON  
~15mW power saving (DG R0.8 P.70)
- Connected to GND:**  
VCCAXG,
- Can be connected to GND directly:**  
DPLL\_REF\_CLK, DPLL\_REF\_CLK#
- Connect to +V1.05S rail:**  
VCCFDIPLL



## DG R1.1 P.83:



FDI\_SYNC[0], FDI\_LSYNC[1], FDI\_LSYNC[0], FDI\_LSYNC[1]  
can be ganged together with one resistor.  
On the other hand, FDI\_SYNC[0], FDI\_SYNC[1], FDI\_LSYNC[0],  
FDI\_LSYNC[1], and FDI\_INT signals on PCH side can be left as  
no connect without any power or functional impact.


R0370, R0371, R0372 near U0301



## Main Board

## DRAMPWROK: (DGPU R1.52)











Add Jumper to measure power?





CPU XDP connector

<http://mycomp.su/xl>




<http://mycomp.su/xl>

<http://mycomp.su/xl>


<http://mycomp.su/xl>

<http://mycomp.su/xl>


<http://mycomp.su/xl>




<http://mycomp.su/xl>


		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: CH_Lin	
Size	Project Name		Rev
A	N61JA		1.0
Date: Wednesday, November 11, 2009		Sheet	14 of 95








http://mycomp.su/xl

		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: CH_Lin	
Size	Project Name		Rev
A	N61JA		1.0
Date: Wednesday, November 11, 2009		Sheet	15 of 95





REV 5.2mm  
12G025532040





STD 9.2mm  
12G02553204D




# DDR3 Vref

Intel Document Number: 400755

Default M1 →

Near J1601<5000 mil

Near J1701<5000 mil



M3 →

**M3: Processor Generated SO-DIMM VREFDQ  
New Requirement**

Option: Mount=R1802,R1803,R1805,R1806  
Unmount=R1801,R1804,R1809,M2 block



Title: CA\_DQ VOLTAGE

ASUSTeK COMPUTER INC. NB6

Engineer: yun-feng\_yan

Size: Custom  
Project Name: N61Jv

Rev: 1.0

Date: Friday, December 11, 2009

Sheet 18 of 95



<http://mycomp.su/xl>








```
pre-ES1 not support
Reversal Feature
```




**Power failure solution (S0-->G3,S5-->G3):**

PM\_PWROK,PM\_RSMRST#: previous platform solution.


ME\_PWROK,ME\_AC\_PRESENT: reserved for test.






LVDS

Digital Display Interface



CRT



CRB R0.9,DG R0.8: 1K+/-0.5%


Intel checklist recommend:  
1.02K PD resistor to 0.5%

# GNT0#,GNT1#: Boot BIOS Strap.

## Boot BIOS Strap

PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)


Sampled on rising edge of PWROK.



# GNT3#: A16 swap override Strap/ Top-Block swap override jumper

Low=Enabled A16 swap override/  
Top-Block swap override

High=Default



## DGPU\_SELECT#:

0=dGPU, 1=iGPU



CLK\_PCI\_FB C2404 2 1 10PF/50V

CLK\_DBGPC12 C2406 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

CLK\_KBCPCI\_PCH C2403 2 1 10PF/50V

U2001E

AD0

AD1

AD2

AD3

AD4

AD5

AD6

AD7

AD8

AD9

AD10

AD11

AD12

AD13

AD14

AD15

AD16

AD17

AD18

AD19

AD20

AD21

AD22

AD23

AD24

AD25

AD26

AD27

AD28

AD29

AD30

AD31

AD32

AD33

AD34

AD35

AD36

AD37

AD38

AD39

AD40

AD41

AD42

AD43

AD44

AD45

AD46

AD47

AD48

AD49

AD50

AD51

AD52

AD53

AD54

AD55

AD56

AD57

AD58

AD59

AD60

AD61











NVRAM


PCI

USB






BEEXPEAK-M

N61Jv	Recommend settings
0	USB port (I/O/B)
1	USB port(I/O/B)
2	USB port
3	Card Reader(2.0)
4	TV tuner
5	Newcard
6	Cannot use
7	Cannot use
8	WiFi/WiMax
9	Camera
10	3G
11	USB port (5th) or Docking
12	BT (1.1)
13	FP (1.1)





GPIO 27: Enable VCCVRM, Low=disable.  
Default internal pull up.



T2531	1	TP VSS NCTF1	A4	VSS_NCTF_1
T2532	1	TP VSS NCTF2	A49	VSS_NCTF_2
T2533	1	TP VSS NCTF3	A5	VSS_NCTF_3
T2534	1	TP VSS NCTF4	A50	VSS_NCTF_4
T2535	1	TP VSS NCTF5	A51	VSS_NCTF_5
T2536	1	TP VSS NCTF6	A52	VSS_NCTF_6
T2537	1	TP VSS NCTF7	B2	VSS_NCTF_7
T2538	1	TP VSS NCTF8	B4	VSS_NCTF_8
T2539	1	TP VSS NCTF9	B5	VSS_NCTF_9
T2540	1	TP VSS NCTF10	B53	VSS_NCTF_10
T2541	1	TP VSS NCTF11	BE1	VSS_NCTF_11
T2542	1	TP VSS NCTF12	BE53	VSS_NCTF_12
T2543	1	TP VSS NCTF13	BF1	VSS_NCTF_13
T2544	1	TP VSS NCTF14	BF53	VSS_NCTF_14
T2545	1	TP VSS NCTF15	BH1	VSS_NCTF_15
T2546	1	TP VSS NCTF16	BH2	VSS_NCTF_16
T2547	1	TP VSS NCTF17	BH52	VSS_NCTF_17
T2548	1	TP VSS NCTF18	BH53	VSS_NCTF_18
T2549	1	TP VSS NCTF19	BJ1	VSS_NCTF_19
T2550	1	TP VSS NCTF20	BJ2	VSS_NCTF_20
T2551	1	TP VSS NCTF21	BJ4	VSS_NCTF_21
T2552	1	TP VSS NCTF22	BJ49	VSS_NCTF_22
T2553	1	TP VSS NCTF23	BJ5	VSS_NCTF_23
T2554	1	TP VSS NCTF24	BJ50	VSS_NCTF_24
T2555	1	TP VSS NCTF25	BJ52	VSS_NCTF_25
T2556	1	TP VSS NCTF26	BJ53	VSS_NCTF_26
T2557	1	TP VSS NCTF27	D1	VSS_NCTF_27
T2558	1	TP VSS NCTF28	D2	VSS_NCTF_28
T2559	1	TP VSS NCTF29	D53	VSS_NCTF_29
T2560	1	TP VSS NCTF30	E1	VSS_NCTF_30
T2561	1	TP VSS NCTF31	E53	VSS_NCTF_31

U2001F

MISC

GPIO

CPU

NCTF


RSVD

IBEXPEAK-M









**SMBUS Link device:**  
 [M52J] SPD, CLKGEN, DEBUG, WLAN, CPU XDP, PCH XDP, VID CONTROLLER  
 [G50J] FM2010, GAME LED.

**EC**


**PCH**

**VGA Thermal**



**ASUS**  
 ASUS&K COMPUTER INC., NB6  
 Size Custom  
 Project Name: N61Jv  
 Date: Friday, December 11, 2009

**Title : SPI ROM, 0TH**  
 Engineer: yun-feng\_yan  
 Rev 1.0

Sheet 28 of 95




R1.1,item 8







# For Keyboard


# Main Board






## KB LED




Reserve for EMI



modify




<b>ASUS</b>		Title : IT8512_KB, TP	
ASUSTeK COMPUTER INC. NB4		Engineer: yun-feng_yan	
Size	Project Name	Rev	
Custom	N61Jv	1.0	
Date: Tuesday, December 15, 2009		Sheet	31 of 95









AR8131:Remove R3301,C3318  
AR8121:Remove L3302,C3317,R3302







AR8131 with overclock: Remove R3315  
AR8121:Remove R3315




AR8121:Remove R3310  
AR8131/25MHz:Remove R3310 C3333  
AR8131/48MHz:Remove C3333



ground pad要打散熱孔










For AR8131 : Remove R3309



4/10 限高問題, 換料為 07G010S22500


AR8121:Remove C3328  
AR8131/25MHz: Remove C3328  
AR8131/48MHz: Remove C3329 C3330 X3301




07G001250010 3 / 07G028075010 (3/30)

0911, change D3401 and D3402 stuff by default.



## LVDS Switch



Optimus






Optimus




該部分零件放置于  
VGA Connector J4601 附近



## Control Signal from PCH



# DIGITAL MOAT





## AUDIO POWER




ASUS		Title : CODEC ALC 269	
ASUSTek COMPUTER INC. NB2		Engineer: yun-feng_yan	
Size	Project Name	Rev	1.0
Custom	N61Jv		
Date: Friday, December 11, 2009		Sheet	36 of 95

## MUTE CONTROL



## INTERNAL MICROPHONE



<Variant Name>



**Title :** MIC

ASUSTeK COMPUTER INC. NB1

Engineer: *yun-feng\_yan*

Size
Custom

Project Name
--------------


**N61Jv**

Rev
1.0

Date: Friday, December 11, 2009


Sheet 38 of 95

modify 0410







pin define

CNA 87214-2000		CNB 87214-2000
1	紅#32	1
2	白#32	2
3	銅絲#30	3
4	橙#32	4
5	白#32	5
6	銅絲#30	6
7	黑#30	7
8	棕#30	8
9	黃#32	9
10	白#32	10
11	銅絲#30	11
12X		
13	紅#32	13
14	橙#32	14
15	黃#32	15
16	綠#32	16
17	藍#30	17
18	紫#32	18
19	灰#32	19
20	白#30	20




Follow U50 IO cable





Pin2 internal pull-up 75K

3,7,24,30,32,33,43,53,54,68,70 BUF\_PLT\_RST#



21 CLK\_USB48\_CR



SL4001 2 CLK\_USB48\_CR\_R

AU6433-GLF:02G630001530  
AU6433-GEF:02G630001521.


xD Pin-assignment

Pin#	PinName
Xd No. 0	CD
Xd No. 1	GND
Xd No. 2	R/-B
Xd No. 3	-RE
Xd No. 4	-CE
Xd No. 5	CLE
Xd No. 6	ALE
Xd No. 7	-WE
Xd No. 8	-WP
Xd No. 9	GND
Xd No. 10	D0
Xd No. 11	D1
Xd No. 12	D2
Xd No. 13	D3
Xd No. 14	D4
Xd No. 15	D5
Xd No. 16	D6
Xd No. 17	D7
Xd No. 18	VCC

Chip reset Timing:



0911, Follow Design Ip swap USB port 3 and Port 11



SD Pin-assignment


Pin#	PinName
SD No. 1	CD/DATA3
SD No. 2	CMD
SD No. 3	GND
SD No. 4	VDD
SD No. 5	CLK
SD No. 6	GND
SD No. 7	DATA0
SD No. 8	DATA1
SD No. 9	DATA2

MS Pin-assignment

Pin#	PinName
MS No. 1	GND
MS No. 2	BS
MS No. 3	DATA1
MS No. 4	SDIO/DATA0
MS No. 5	DATA2
MS No. 6	INS
MS No. 7	DATA3
MS No. 8	SCLK
MS No. 9	VCC
MS No. 10	GND


Fix MS Duo adaptor short issue.  
(SD\_DAT1,SD\_DAT2,XD\_GND short,XD\_CD# may be possible short)

For AU6433-GLF: No stuff All  
For AU6433-GEF: Stuff Q4000,Q4001,Q4003,R4010







<http://mycomp.su/xl>

		<b>Title :</b> HMDI Switch	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> <i>yun-feng_yan</i>	
Size	Project Name		Rev
B	N61Jv		1.0
Date: Wednesday, November 11, 2009		Sheet	41 of 95


**Main Board**

<http://mycomp.su/xl>


		<b>Title :</b> CB_****	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> <i>yun-feng_yan</i>	
Size A	Project Name <b>N61Jv</b>		Rev 1.0
Date: <u>Wednesday, November 11, 2009</u>		Sheet	<u>42</u> of <u>95</u>




## NewCard Header






## R2.00,item L9




RF 預留




## NewCard Ejecter




## Block A



## Block C




## Bottom Contact









FPC\_CON\_12P

12G18330120C


FPC CON 12P,0.5mm,S/T,SMT







# LCD Power



<b>ASUS</b>		<b>Title : LVDS</b>	
ASUSTeK COMPUTER INC. N61		Engineer: Yun-feng_yan	
Size	Project Name	N61Jv	Rev 1.0
Custom			
Date: Tuesday, December 15, 2009		Sheet 45	of 95




PLACE ESD Diodes near connector




**Main Board**

<http://mycomp.su/xl>


		<b>Title :</b> Display Port	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> Yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet	47 of 95

# Optimus





If using Parade PS8101 Level Shifter, pin 4 pin 3  
NOTE: Recommended Equalization(PC1,PC0)=01, 4dB

72	HDMI_TXNC	R4845	Hybrid	2	00hm	TMDSB_CLKN_O
72	HDMI_TXPC	R4846	Hybrid	2	00hm	TMDSB_CLKP_O
72	HDMI_TXN0	R4847	Hybrid	2	00hm	TMDSB_DATA0N_O
72	HDMI_TXP0	R4848	Hybrid	2	00hm	TMDSB_DATA0P_O
72	HDMI_TXN1	R4849	Hybrid	2	00hm	TMDSB_DATA1N_O
72	HDMI_TXP1	R4850	Hybrid	2	00hm	TMDSB_DATA1P_O
72	HDMI_TXN2	R4851	Hybrid	2	00hm	TMDSB_DATA2N_O
72	HDMI_TXP2	R4852	Hybrid	2	00hm	TMDSB_DATA2P_O



From Level Shifter  
From Level Shifter


SDVO\_CTRLDATA=HDMI\_DDC\_DATA  
Strapping:  
Low = No SDVO/HDMI (default)  
High = SDVO/HDMI






**Main Board**

<http://mycomp.su/xl>

		Title : TV_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet	49 of 95


## CPU Thermal Sensor

**PHILIP PMBS3904**  
Place in the center  
of CPU socket.




SMBUS addr=1001100x (9A)


U5002: Remote(Local) thermal sensor,use remote mode.




## PWM Fan







## ODD





## HDD






## USB3.0/USB 2.0 ESD-Protection




```
12G131010095---USB3
12G13106004V---USB2
```



# WLAN

## Shirley Peak/ Echo Peak




12G03000052B

footprint 12G030000526  
BOM 12G03000052B

R1.1,item L1


RF 预留



4/8 change WLAN switch  
12G09107003D


### WLAN +3VAUX bypass capacitor:

Place 0.1uF near pin 2,24,52,39 41.  
Place 10uF near +3VAUX\_WLAN source side.




### WLAN +1.5VS bypass capacitor:

Place 0.1uF near pin 6,28,48.  
Place 10uF near +1.5VS source side.



### WLAN NUT for :


Minicard spec R1.2:  
Full size card= 2pcs.  
Half size card= 2pcs.




13G021029050

ASUS		Title :MINICARD(WLAN)	
ASUSTeK COMPUTER INC. NB6		Engineer: Yun-feng_yan	
Size	Project Name		Rev
Custom	N61Jv		1.0
Date: Friday, December 11, 2009	Sheet	53	of 95






http://mycomp.su/xl

		Title : SIO_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet	55 of 95






Remove +2.5Vs is for ATI GFX



# POWER GOOD DETECTER





<http://mycomp.su/xl>






# Bluetooth Conn.

## For bluetooth

Co-layout for EMI




<b>ASUS</b>		Title : BT	
ASUSTeK COMPUTER INC. NB1		Engineer: Yun-feng_yan	
Size Custom	Project Name <b>N61Jv</b>		Rev 1.0
Date: Friday, December 11, 2009		Sheet 61 of 95	



S04169



S04168



temp\_3815\_gw44





0414 modify





2009/12/07 for EMI

R2.0




0320 modify


# POWER BOARD




## Power LED




## POWER SW





## Eagle Eye










## A: S04172 B: S04173




## ADD POWER LED




FUNCTION BOARD




Lid Switch



R2.1 LED chang 07G015L0048A




S04167






## CPU ( F : S04153 )




## GPU ( G : S04170 )




## HOLD




## A: S04148




## C: S04150




## E: S04152




## H: S04171




## K: S04157






## L: S04158




## M: S04159




## N: S04160





## O: S04161





http://mycomp.su/xl


		Title : <b>ESA_ESATA</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: <b>Yun-feng_yan</b>	
Size <b>A</b>	Project Name <b>N61Jv</b>		Rev <b>1.0</b>
Date: <b>Wednesday, November 11, 2009</b>		Sheet	<b>66</b> of <b>95</b>




<http://mycomp.su/xl>

		Title : <b>PCH_XDP, ONFI</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: <b><i>Yun-feng_yan</i></b>	
Size <b>A</b>	Project Name <b>N61Jv</b>		Rev <b>1.0</b>
Date: <b>Wednesday, November 11, 2009</b>		Sheet	67 of 95






PCI Express Interface  
trace最大線長為12.5cm(6 inches).



(1)USB3.0 Interface trace最大線長為10cm(4 inches).  
(2)USB Interface differential trace tolerance = 0.12mm(5 mil).



可以接受外部輸入48MHz Clock.  
若要拉板子上的Clock,  
請參考USB3.0 datasheet.





P12 第12 卷 Layout,  
喇叭ヶ把 NEC Layout guide Page31.

0.3B Beta

Standard Circuit	
USB3.0	uPD720200
REV.	U3_03B BETA


UPD720200  
/X/UPD720200

<http://mycomp.su/xl>





PCIEB_RX1N5	C7045	2	0.1U/16V	PCIEG_RX1N5	C7046	2	0.1U/16V
PCIEB_RX1N6	C7046	2	0.1U/16V	PCIEG_RX1N6	C7047	2	0.1U/16V
PCIEB_RX1N4	C7047	2	0.1U/16V	PCIEG_RX1N4	C7048	2	0.1U/16V
PCIEB_RX1N3	C7048	2	0.1U/16V	PCIEG_RX1N3	C7049	2	0.1U/16V
PCIEB_RX1N2	C7049	2	0.1U/16V	PCIEG_RX1N2	C7050	2	0.1U/16V
PCIEB_RXP12	C7050	2	0.1U/16V	PCIEG_RXP12	C7051	2	0.1U/16V
PCIEB_RXP11	C7051	2	0.1U/16V	PCIEG_RXP11	C7052	2	0.1U/16V
PCIEB_RXP10	C7052	2	0.1U/16V	PCIEG_RXP10	C7053	2	0.1U/16V
PCIEB_RXN9	C7053	2	0.1U/16V	PCIEG_RXN9	C7054	2	0.1U/16V
PCIEB_RXN8	C7054	2	0.1U/16V	PCIEG_RXN8	C7055	2	0.1U/16V
PCIEB_RXN7	C7055	2	0.1U/16V	PCIEG_RXN7	C7056	2	0.1U/16V
PCIEB_RXN6	C7056	2	0.1U/16V	PCIEG_RXN6	C7057	2	0.1U/16V
PCIEB_RXN5	C7057	2	0.1U/16V	PCIEG_RXN5	C7058	2	0.1U/16V
PCIEB_RXN4	C7058	2	0.1U/16V	PCIEG_RXN4	C7059	2	0.1U/16V
PCIEB_RXN3	C7059	2	0.1U/16V	PCIEG_RXN3	C7060	2	0.1U/16V
PCIEB_RXN2	C7060	2	0.1U/16V	PCIEG_RXN2	C7061	2	0.1U/16V
PCIEB_RXP7	C7061	2	0.1U/16V	PCIEG_RXP7	C7062	2	0.1U/16V
PCIEB_RXP6	C7062	2	0.1U/16V	PCIEG_RXP6	C7063	2	0.1U/16V
PCIEB_RXP5	C7063	2	0.1U/16V	PCIEG_RXP5	C7064	2	0.1U/16V
PCIEB_RXP4	C7064	2	0.1U/16V	PCIEG_RXP4	C7065	2	0.1U/16V
PCIEB_RXP3	C7065	2	0.1U/16V	PCIEG_RXP3	C7066	2	0.1U/16V
PCIEB_RXN1	C7066	2	0.1U/16V	PCIEG_RXN1	C7067	2	0.1U/16V
PCIEB_RXN0	C7067	2	0.1U/16V	PCIEG_RXN0	C7068	2	0.1U/16V
PCIEB_RXP2	C7068	2	0.1U/16V	PCIEG_RXP2	C7069	2	0.1U/16V
PCIEB_RXP1	C7069	2	0.1U/16V	PCIEG_RXP1	C7070	2	0.1U/16V
PCIEB_RXP0	C7070	2	0.1U/16V	PCIEG_RXP0	C7071	2	0.1U/16V
PCIEB_RXN1	C7071	2	0.1U/16V	PCIEG_RXN1	C7072	2	0.1U/16V
PCIEB_RXN0	C7072	2	0.1U/16V	PCIEG_RXN0	C7073	2	0.1U/16V
PCIEB_RXP1	C7073	2	0.1U/16V	PCIEG_RXP1	C7074	2	0.1U/16V
PCIEB_RXP0	C7074	2	0.1U/16V	PCIEG_RXP0	C7075	2	0.1U/16V
PCIEB_RXN1	C7075	2	0.1U/16V	PCIEG_RXN1	C7076	2	0.1U/16V
PCIEB_RXN0	C7076	2	0.1U/16V	PCIEG_RXN0	C7077	2	0.1U/16V
PCIEB_RXP1	C7077	2	0.1U/16V	PCIEG_RXP1	C7078	2	0.1U/16V
PCIEB_RXP0	C7078	2	0.1U/16V	PCIEG_RXP0	C7079	2	0.1U/16V
PCIEB_RXN1	C7079	2	0.1U/16V	PCIEG_RXN1	C7080	2	0.1U/16V
PCIEB_RXN0	C7080	2	0.1U/16V	PCIEG_RXN0	C7081	2	0.1U/16V
PCIEB_RXP1	C7081	2	0.1U/16V	PCIEG_RXP1	C7082	2	0.1U/16V
PCIEB_RXP0	C7082	2	0.1U/16V	PCIEG_RXP0	C7083	2	0.1U/16V
PCIEB_RXN1	C7083	2	0.1U/16V	PCIEG_RXN1	C7084	2	0.1U/16V
PCIEB_RXN0	C7084	2	0.1U/16V	PCIEG_RXN0	C7085	2	0.1U/16V
PCIEB_RXP1	C7085	2	0.1U/16V	PCIEG_RXP1	C7086	2	0.1U/16V
PCIEB_RXP0	C7086	2	0.1U/16V	PCIEG_RXP0	C7087	2	0.1U/16V
PCIEB_RXN1	C7087	2	0.1U/16V	PCIEG_RXN1	C7088	2	0.1U/16V
PCIEB_RXN0	C7088	2	0.1U/16V	PCIEG_RXN0	C7089	2</	

Close to U7001









[illegible][illegible]







Category	Value
xtal	1.0000






## Other



External thermal sensor



GPIO ASSIGNMENTS			
GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	NVGEM
1	IN	N/A	HDMI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID 0
6	OUT	N/A	NVDD VID 1
7	OUT	N/A	FBVDD VID 0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	Low	SLI SYNCO
12	IN	N/A	AC DETECT
13	OUT	N/A	PS CONTROL
14	OUT	N/A	PS CONTROL












<http://mycomp.su/xl>

				A
Title <div>&lt;Title&gt;</div>				
Size A	Document Number <div>&lt;Doc&gt;</div>		Rev <div>&lt;RevCode&gt;</div>	
Date:      Wednesday, November 11, 2009      Sheet      77      of      95				






		Title : EMI	
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Monday, December 14, 2009		Sheet 79 of 95	








Power stage	+3VSUS
1. I/P Current:	$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.375A$
2. Ripple Current:	$I_{rip} = 1.152A$ $I_{spec} = 2.5A \odot 1$
3. Inductor Spec:	$I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 1.55A$ $ESR / 1 \text{ pcs} = 15mohm$ $V = 23.25mV$
4. MOSFET Spec:	$I_{sat} = 10A$ $I_{dc} = 5.5A$ $DCR = 37mohm$
H-side MOSFET: EMB20N03V	$R_{ds(ON)} = 23mohm$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 8A$ ( $T = 25^\circ C$ ) $I_{peak} = 32A$ (Pause $\geq 10us$ )
L-side MOSFET: EMB20N03V	$R_{ds(ON)} = 23mohm$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 8A$ ( $T = 25^\circ C$ ) $I_{peak} = 32A$ (Pause $\geq 10us$ )

Controller	+3VSUS
1. Voltage & Current:	$+3VSUS = 3.3V @ 6.73A$
2. Frequency:	$f_{osc} = 375KHz$
3. OCP:	Set PR8109=402Kohm $I_{ocp} = 8.74A$
4. Soft start time:	$T_{ss} = 2ms$
5. Inrush Current:	$C_{total} = 100uF$ $I_{inrush} = 0.165A$

Power stage	+5VSUS
1. I/P Current:	$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 2.082A$
2. Ripple Current:	$I_{rip} = 1.012A$ $I_{spec} = 2.5A \odot 1$
3. Inductor Spec:	$I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.58A$ $ESR / 1 \text{ pcs} = 15mohm$ $V = 38.72mV$
4. MOSFET Spec:	$I_{sat} = 10A$ $I_{dc} = 5.5A$ $DCR = 37mohm$
H-side MOSFET: EMB20N03V	$R_{ds(ON)} = 23mohm$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 8A$ ( $T = 25^\circ C$ ) $I_{peak} = 32A$ (Pause $\geq 10us$ )
L-side MOSFET: RJK0355DPA-00-J0 WPAK	$R_{ds(ON)} = 11.8mohm$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 30A$ ( $T = 25^\circ C$ ) $I_{peak} = 120A$ (Pause $\geq 10us$ )

Controller	+5VSUS
1. Voltage & Current:	$+5VSUS = 5V @ 5.27A$
2. Frequency:	$f_{osc} = 300KHz$
3. OCP:	Set PR8112=402Kohm $I_{ocp} = 17A$
8. Soft start time:	$T_{ss} = 2ms$
10. Inrush Current:	$C_{total} = 100uF$ $I_{inrush} = 0.275A$



GPU_VID0	GPU_VID1	VGA_VCORE	
0	0	0.8	-10%
0	1	0.85	-5%
1	0	0.9	Normal
1	1	0.95	+5%

2009.09.27  
VGA\_VCORE=0.8V or 0.85V

#### Controller

- 1. Voltage & Current:**  
+VGA\_VCORE: 28A
- 2. Frequency:**  
 $T_{on}=3.85\mu s \cdot R_t(on)/V_{in}-0.5=0.3\mu s$   
Frequency=Vout/(Vin\*Ton)=500KHZ
- 3. OCP:**  
Set PR8207=22KOhm  
 $I_{ocp}=R_{ocp}/20/R_{ds(on)}=57A$
- 4. Soft start time:**  
Soft-Star duration is 1.35ms
- 5. Inrush Current:**  
C total =220uF  
I inrush=0.163A

#### Power stage


- 1. IP Current:**  
 $I_{in} = V_o/I_o(0.75 \cdot V_{in}) = 3.73A$
- 2. Ripple Current:**  
Iripple=3.74A
- 3. ripple voltage:**  
 $I_{peak}=(v_{in}-v_o) \cdot D/(L \cdot F_{sw})=2.07A$   
DCR=3.3mohm  
V=6.831mV
- 4. Inductor Spec:** 3. OCP:  
Isat=25A  
Idc=15.5A  
DCR=5.5mohm
- 5. MOSFET Spec:**  
H-side MOSFET:  
Rds(on)=16.5mOhm (Vgs=4.5V)  
Icont=30A (T=25)  
Ipeak=120A (Pause<10us)  
L-side MOSFET: RJK0353  
Rds(on)=7.6mOhm (Vgs=4.5V)  
Icont=35A (T=25)  
Ipeak=140A (Pause<10us)

<Variant Name>

ASUS		Title : Power_+VGA_VCORE	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
C	Oemga	1.0	
Date	Friday, December 11, 2009	Sheet	82 of 1

H_VTTVID1	+VTT_CPU
1	1.05V
0	1.1V

2009.09.27  
+VTT\_CPU=1.05V




### Controller

- Voltage & Current:**  
+VTT\_CPU:1.05V@25A
- Frequency:**  
 $T_{on}=3.85p \cdot R_t(on)/V_{in}-05=0.3\mu s$   
 $Frequency=V_{out}/(V_{in} \cdot T_{on})=500KHZ$
- OCP:**  
Set PR8306=20KOhm  
 $I_{ocp}=R_{ocp} \cdot 20/R_{ds(on)}=52A$
- Soft start time:**  
Soft-Star duration is 1.35ms
- Inrush Current:**  
C total = 220 uF  
I inrush= 0.16 A

### Power stage

- I/P Current:**  
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.1A$
- Ripple Current:**  
Irripple=5A
- Dynamic:**  
 $I_{peak}=1.98A$   
DCR=3.3mohm  
 $V=6.534mV$
- Inductor Spec:**  
 $I_{sat}=40A$   
 $I_{dc}=25A$   
DCR=1.8mOhm
- MOSFET Spec:**  
H-side MOSFET:RJK0355  
 $R_{ds(on)}=16.5mOhm$  ( $V_{gs}=4.5V$ )  
 $I_{cont}=30A$  ( $T=25$ )  
 $I_{peak}=120A$  (Pause<10us)  
L-side MOSFET: RJK0353  
 $R_{ds(on)}=7.6mOhm$  ( $V_{gs}=4.5V$ )  
 $I_{cont}=35A$  ( $T=25$ )  
 $I_{peak}=140A$  (Pause<10us)

<Variant Name>



### 1. I/P Current:

$$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.73A$$

### 2. Ripple Current:

$$I_{rip} = 1.08A$$

$$I_{spec} = 2.5A \text{ @ } 1 \text{ pcs}$$

### 3. Inductor Spec:

$$I_{sat} = 14A$$

$$I_{dc} = 8A$$

$$DCR = 18 \text{ mohm}$$

### Controller

#### 1. Voltage & Current:

$$+1.8VS @ 1.62A$$

#### 2. Frequency:

$$F_{osc} = 600KHz$$

#### 3. Current Limit:

$$6A$$

#### 4. Continue Current:

$$3.75A$$

#### 5. POR:

$$POR \text{ Hysteresis} = 0.2V$$

$$V_{on} = 2.8V$$

#### 6. Enable Voltage:

$$V = 1.6V$$

#### 7. Soft start time:


$$T_{ss} = 120\mu s$$

#### 8. Inrush Current:


$$C_{total} = 54 \mu F$$

$$I_{inrush} = 0.473A$$

## SUSB#\_PWR POWER



## SUSC#\_PWR POWER




<Variant Name>

<b>ASUS</b>		<b>Title : Power_Load_Switch</b>	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Friday, December 11, 2009	Sheet	85	of 95

<http://mycomp.su/xl>

<Variant Name>



Title


Power\_good\_detector

ASUSTeK COMPUTER INC


Engineer:

Size	Project Name	Rev
Custom		1.0

Date: Thursday, December 10, 2009Sheet 86 of 95




<http://mycomp.su/xl>




Power stage	Controller
<div>1. I/P Current: <math>I_{in} = V_o \cdot I_o / (0.85 \cdot V_{in}) = 2.93 \text{ A}</math></div> <div>2. Ripple Current: <math>\Delta I_{ripple} = 9.9 \text{ A}</math></div> <div>3. Dynamic: <math>I_{peak} = 45 \text{ A}</math> <math>ESR = 2.25 \text{ m}\Omega</math> <math>V = 91.1 \text{ mV}</math></div> <div>4. Inductor Spec: <math>I_{dc} = 38.8 \text{ A}</math> <math>I_{temp} = 32.5 \text{ A}</math> <math>DCR = 1.1 \text{ m}\Omega</math></div> <div>5. MOSFET Spec: H-side MOSFET: RJK0355 <math>R_{ds(on)} = 16.5 \text{ m}\Omega</math> (<math>V_{gs} = 4.5 \text{ V}</math>) <math>I_{cont} = 30 \text{ A}</math> (<math>T = 25</math>) <math>I_{peak} = 120 \text{ A}</math> (Pause &lt; 10us) L-side MOSFET: RJK0355 <math>R_{ds(on)} = 16.5 \text{ m}\Omega</math> (<math>V_{gs} = 4.5 \text{ V}</math>) <math>I_{cont} = 30 \text{ A}</math> (<math>T = 25</math>) <math>I_{peak} = 120 \text{ A}</math> (Pause &lt; 10us)</div> <div>6. CPU MLCC: <math>16 \cdot 10 \mu\text{F}</math></div>	<div>1. Voltage &amp; Current: <math>V_{core} = 1.05 \text{ V} / 45 \text{ A}</math></div> <div>2. Frequency: <math>CCM: F_{sw} = 300 \cdot 33 / RFS = 300 \text{ KHz}</math></div> <div>3. OCP: <math>V_{ocset} = 25 \cdot I_{lim} \cdot R_{sense}</math> <math>I_{lim} = 35.5 \cdot 2 = 71 \text{ A}</math></div> <div>4. Slew rate: <math>Slewrate = I_{ss} / C_{PC7810} = 100 \text{ uA} / 10 \text{ nF} = 10 \text{ mV/uS}</math></div> <div>5. Inrush Current: <math>C_{total} = 940 \text{ uF}</math> <math>I_{inrush} = 0.165 \text{ A}</math></div> <div>6. Droop Resistance: <math>R_{droop} = R1 / R2 \cdot 10 \cdot R_{sense} = 2 \text{ m}\Omega</math></div>



<Variant Name>

		<b>Title :</b> <u>Power_Charger</u>	
<b>ASUSTek Computer INC.</b>		<b>Engineer:</b> <u>Limy Ii</u>	
<b>Size</b> C	<b>Project Name</b> <u>K40IC</u>	<b>Rev</b> <u>1.0</u>	
<b>Date:</b> <u>Friday, December 11, 2009</u>		<b>Sheet</b> <u>89</u> <b>of</b> <u>95</u>	









1.將58頁+3V0改為+3VSUS。  
2. Add change SL3801 to 330hm Resistor for ESD  
3.change D3401 and D3402 stuff by default.  
4.Follow Design Ip swap USB port 3 and Port 11  
5. Change SL3402,SL3403,SL3404,SL3405,SL3406,SL3407,SL3408,SL3409 to 0402 SL  
6.Change R5638 to 5V, eagle eye,add power led to 5V for prevent eagle eye,add power led will flash when insert AC.  
7.Mount C3634,C3635,C3409,C5607,D4505,D4506,change R6301 from 27.4ohm to 1K,reverse D6402 for EMI suggestion.  
8.Change card reader from port3 to port11 for follow Design IP.  
9.Change R4007,R4012 footprint to 0603 for power.  
10.Add R0638 for ATS graphic power test.  
11.Add U6802,R6811,R6812,C6861,C6862,C6863,C6864 and SL6802 for USB30 +1.05V support.  
12.Change R3021,R3023 to 100K for follow EC Design IP.  
13.umount R0605.  
14.Stuff R0606.  
15.Delete SL3313.  
16.umount R7404.  
17.change EC8512 to EC8570.  
18.Add USB2.0 signal Switch U5201.  
19.JP5401 don't be short.  
20.EC SMB1 Pull High to +3VSUS.  
21.Add Support NB290 schematic-----Page61.  
22.Delete DGPU HDMI output.  
23.Add thermal sensor G709 Support.

ER----->>>> PR

1.change SL4513 to R4509;----P45  
2.change R3554.Pin2 from DGPU\_PWROK to DGPU\_HOLD\_RST# ,Change R3555.Pin1 Pull High to +5VS,Add C3510,C3511;----P35  
3.connect U6802.Pin7 to R6811.Pin2;----P68  
4.Add SL6322,change LED6306,LED6307,LED6308,LED6309,LED6310,LED6311 Pin1 from +5VA/SUS\_IOR to +5V\_IOR.----P63  
5.Change J6303 part number to 14G152231000;----P63  
6.Add C6213,C6214,C6215, Add GND\_AUDIO\_IO for headphone speaker;----P62  
7.Mount D6001;----P60  
8.Add USB2.0 Port J5201;----P52  
9.Mount C4611,C4612;----P46  
10.change R2533 from 10k to 100k;----P25  
11.change R4512 to 1k for samsung panel voltage;----P45  
12.Umount R5817;-----P58  
13.Add 07G001007100 Second source 07G001007230---D2205,D2206,D2207,D3207,D4401,D5800  
14.Add C3203-----P32;  
15.Q3550,R3556,D3510,R3558,C3502 for VGA\_CORE\_PWRGD;----P35  
16.Delete R3602;-----P36  
17.Umount U5002,C5007,C5001,Q5001;----P50  
18.Delete CN5601,Add C5616,C5617,C5618,C5619 for EMI;----P56  
19.Add C6303,C6304 for EMI;----P63  
20.Add L6204,RN6201,RN6301,L6302,D6301 for EMI;  
21.Umount C7254,C7263,C7262,C7261,C7248,C7256,C7255,C7251,R7310,R7313,R7322,R7323,  
R7324,R7325,R7326,R7327,Q7301.----P72  
22.Mount CN5603,CN5604,C5610,C5611, C5614, C4511;  
23.Umount R3509,R3510,R3511,R3512,R3513,R3514,R3515,R3516;----P35  
24.Add U2801 secondsource 05G001602110;  
25.SKU2 BOM add J6106.  
26.Mount C0613,C0654;  
27.Umount R5401,R5402.

<Variant Name>

		Title : POWER_VCORE	
ASUSTeK COMPUTER INC. NB		Engineer: yun-feng_yan	
Size	Project Name		Rev
B	N61Jv		1.0
Date: Tuesday, December 15, 2009		Sheet	93 of 95



Power On Sequence

1 → 30

AC-IN Mode

M52J Power-On Sequence  
Timing Diagram Rev.0.31

